Anna University, Chennai Nov/Dec 2012 Examinations
Rejinpaul.com Important Questions
EC2203 Digital ElectronicsÂ
III SEM ECE
Unit I-V
1.    Simplify the following Boolean function by using Quine â"McCluskey method F(A,B,C,D) = â'(0,2,3,6,7,8,10,12,13)
2.    Reduce the following function using K-map technique F(A,B,C,D) =  (0,3,4,7,8,10,12,14) + d( 2,6)
3.    Discuss the general characteristics of TTL and CMOS logic families
4.    Minimize the given terms ÏM ( 0,1,4,11,13,15) + Ïd (5,7,8) using Quine-McCluskey methods and verify the results using K-Map methods. Â
5.    Explain the operation of carry look ahead adder with neat diagram
6.    Design a combinational circuit that generates the 9âs complement of a BCD digit
7.     Design a excess 3 to BCD code convertor
8.    Realize F(W,X,Y,Z) = â' m (1,4,6,7,8,9,10,11,15) using 4 to 1 MUX
9.    Explain in detail the operation of 4 bit ripple counter
10.How will you convert a D flip flop into JK flip flop
11.Explain the operation of universal shift register with neat block diagram
12.With a neat state diagram and logic diagram ,design and explain the sequence of states of BCD counter
13.Explain read and write operation of memory with timing waveforms
14.A combinational circuit is defined by functions F1(A,B,C) =â' M(0,1,6,7)
F2(A,B,C) =â' M(2,3,5,7)
             Implement the circuit with a PLA having three inputs , three product terms and two inputs
15.Design a combinational circuit using a ROM .The circuit accepts a three bit number and outputs a binary number equal to the square of the input number
16.Write short notes on EPROM and EEPROM
17.Describe the hazards that could occur in asynchronous sequential circuits. What are the ways in which they are eliminated
18.Design negative edge triggered  T flip flop from logic gates
19.Write a verilog coding for full adder
20Design a serial adder using moore model and mealy model
0 comments:
Post a Comment